Advances in fabrication technology have resulted in a continual shrinkage of device dimensions. This has resulted in smaller device delays, greater resistance along interconnect wires, and a greater impact of interconnect on total system performance. These changes have driven a considerable number of studies on single-net interconnect optimization, but relatively little work has been done to integrate the results on single-net optimization with the problem of global routing and interconnect optimization for the entire circuit. In this paper, we present the DECIMATE global router for performance driven standard cell design. The router applies both interconnect topology optimization and variable-width wire sizing optimization results to the global routing problem, while mainbaining routing areas that are comparable with TimberWolf Systems' well-known commercial global router, Optimal selection of interconnection structures is shown to be an NP-Hard problem; we provide a simple heuristic for the problem, and show that it is effective with expe'rimcnts on industry benchmarks.
INTRODUCTION
With the advent of deep submicron design, a number of process parameters have changed, resulting in an increasing importance for interconnect optimization. Interconnect delay can now consume from 50% to 70% of the clock cycle m many cases [3] ; reduction in interconnect delay will have a significant impact on the overall performance of the circuit. 'This work is partially supported by DARPA/ITO under Contract J-FBI-93-112 and NSF under Young Investigator Award MIP-9357582.
Ikrndssion IO tnnke digitnbllnrd copies ofall or part ofthis mnterinl for pemonnl or clnsroonl use is granted without fee provided that the copies nrc not nmde or distributed for protit or commercial advantage. the copyrighI nolice. lhe tille oflhe publication end its date appear. and notice is given thnt copyright is hy permission of the ACM. Inc. To copy otherwise, lo republish, to post ou servers or to redistribute IO lists, requires specific perndssion nnd/or fee ISPD' 97 Nnpa V&y. Cnlifonlia USA Copyright 1997 To address these new design parameters, 3 number of ap proaches to single net interconnect topology optimization have been proposed, such as bounded-radius bounded-cost trees [lO] , AHHK trees [l] , maximum performance tree@], A-trees[l4], IDW/CFD trees [21] , SORT and SERT trees [4] , and P-Trees [28] . These methods consider both the traditional concern of low total tree length, and also the path length or Elmore delay between the source node and the timing-critical sink nodes. hlany of these algorithms have been surveyed in [24] and [12] .
In addition to topology optimization, sizing of interconnect wires has also been shown effective for delay reduction [13, 15, 27, 33, 8, 311 . Traditionally, minimum width wires were used for most connections; for high performance submicron design, however, this may be inappropriate.
The global routing problem (with area minimization objectives) is NP-hard in general, and has been studied by 3 number of researchers.
A hierarchical decomposition of the global routing problem has been used with some success [18, 61, dividing the core area into progressively smaller regions. Simulated annealing has also been applied to the global routing problem [26] , where both net topologies and cell positions may be affected. Linear programming methods have been used to select the assignment of segments in [2, 221, in order to minimize the maximum density across a channel. Related to the LP methods are those based on network flow or multicommodity flow models [30, 36, 7, 341. In [20] , the authors use path-based timing constraints and utilize the features specific to bipolar design to optimize both the delay and area of the global routing result.
The global router described in [16, 171 provides the basis for the work in this paper. It involves two phases, a constructive step in which feedthroughs are inserted, and an iterative deletion step which first constructs redundant connection graphs for each net, and then removes redundant edges to minimize overall channel density.
Most of the works on interconnect optimization deal with only single net optimization, and do not address the issues of how to integrate the optimization techniques into global routing. On the other hand, most existing global routing approaches fail to address global delay minimization for deep submicron design. Thii paper presents the DECIMATE global router, which addresses both of these problems, and offers the following features.
l Through the use of high performance interconnect topologies, the router addresses global path delay concerns for timing driven circuit design. We apply the topology algorithms of [14, 23, 51 and the wiresizing work of [15, 131 in our global router.
____-_---i.. --l Area optimization takes into account both the timingcritic31 and non-timing-critical nets, 3s well as variable width routing and pre-existing congestion. The router also avoids the rip-up and re-route approach common in global routing, obtaining low area solutions directly. Area results are competitive with the well respected TimberWolf Systems' global router on widely available industry benchmarks, showing that interconnect optimization can be considered with little or no sacrifice in circuit area.
PROBLEM FORMULATION
The standard cell model has been well studied, and is widely used for ASIC designs. Standard cell design allows the construction of relatively high performance circuits with moderately low design effort.
In standard cell design, a circuit is composed of a set of logic cells; each cell contains a number of connection points, commonly called pins or ports. There may be equivalent pins, which allow connection at multiple locations on a cell (these points are electrically equivalent). A net is a set of pins which must be interconnected. Cells are arranged into horizontal rows. Interconnection takes place in horizontal channels between the rows, using channe2 segments. In two layer design, one metal layer is used for the horizontal channel segments, while the second metal layer is used for vertical connections betineen the cells and the channel segments. If three or more layers are available, over the cell routing may be used. This paper aSsumes a two-layer model, and discusses extensions to three or more layers in Section 5. Through the insertion of feedthroughsin the row or the utilization of built in feedthroughs, inter-channel connectivity can be obtained.
The traditional global routing problem is to determine the connection pattern for each net to minimize the overall rout,ing area. The density of a channel corresponds to the maximum number of horizontal segments passing any point within the channel. The density metric has been found to be an accurate estimate of the routing area required by the channel; the extension of this metric to variably sized interconnect wires is straightforward. The area required to route a circuit is a function of the longest cell row and the densitv across all channels (with consideration of variable wire widths).
In high performance design, we are concerned not only with circuit area, but also with signal delay and operating rates. Signal delay through a complex VLSI circuit involves a series of interconnect nets and logic gates. To maximize device operating rates, delay along the critical path (the longest delay path) through the circuit must be minimized. Note that determination of the critical path through a circuit is an NP-hard problem in general (due to the false path problem). For the purposes of this discussion, we consider the static critical paths, which are the maximum delay paths from primary inputs or flip-flop outputs to primary outputs or flip-flop inputs, where the delay of a path is the sum of gate delays and interconnect delays along the path. If we wish to perform delay optimization, we must select a subset of nets for interconnect optimization, while avoiding large penalties in terms of circuit area.
As an example, a pair of possible interconnect topologies are shown in Figure 1 . The first example shows an interconnect solution for a timing critical net minimized for total wire length (a traditional global routing objective). While wire length is low, delay from the driver (at the top of the circuit) to the critical sink (towards the left side of the circuit) is high. The second example shows a routing (in this case, an A-Tree [14]) which provides shortest paths from the driver to the critical sinks, and also provides reduced delay.
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THE DECIMATE GLOBAL ROUTER
The goal of a global router is to specify interconnect structures (topologies and wire sizes) and feedthrough locabions for signal nets. For the solution to be acceptable, it must allow for low core area, and also low critical path dclrry, With this in mind, we partition the global routing problem into three subproblems, and then solve these subproblems efficiently. The global router first generates interconnect structures appropriate for each net, then inserts 3nd assigns feedthroughs to each net, and finally selects channel segments for net connections.
3.1.
Interconnect Structure Generation and Solection For submicron design, area-minimum interconnect does not necessarily result in low delay, and low delay interconnect may not be area-minimum. For high performsnce routing, we are faced with the problem of selecting a subset of n&s to route with low-delay structures. We define the Interconnect Selection Problem as follows: Each net ni c N has a set of possible interconnect structures Ii,,, Ii&, ..J<,k, with costs Ci,a, C$,b, . . . . Ci,s. The source-to-sink delays for each net are computed by an appropriate delay model. The Interconnect Selection Problem is to select an interconnect structure for each net which obtains minimum circuit delay subject to a cost constraint.
For example, we might consider minimum-length spanning trees (MSTs), minimum-length Steiner trees, or any of the high-performance interconnect structures mentioned in the introduction, with or without driver or wire sizing, for each net. The cost of an interconnect structure might be measured 3s the total wire length, the impact of the structure on circuit area, or by some other value, While there may be an infinite number of possible interconnect structures, and evaluation of structure cost may be quite complex, we will restrict our consideration to a tractable set of candidate structures, and will use wire length, linear delay, or Elmore delay as our objective (more accurate delay models may be used 3s well). While the number of structures we consider for each net may be small, and the I--~ ---I____ ._-^_---_._____-.___ _ cost functions are well defined, the problem is still quite difficult.
FACt 1 The Interconnect Selection Problem is NP-Hard.
Proof: Consider any instance of the well known NP-Hard Knapsack problem [29] , and assume that the costs and delays of different interconnect structures in an instance of an Interconnect Selection Problem can be assigned independently. We can construct a chain of inverters, and assign each interconnection a cost and gain for an "optimized" structure that matches the weight and gain of an item from the Knapsack problem. Solution of the Interconnect Selection problem also solves the Knapsack problem.
cl The problem as defined above is considerably simpler than the practical problem. We assume here that costs and delays of interconnects are independent, although this is not the case in practice. Under complex delay models, the choice of an interconnect structure may affect the delays to different pins in t,he same net in different ways. Thus, even if we do not constrain the overall cost, the problem of delay minimization can still be quite difficult.
In our global router, we support minimum spanning trees, low area topologies (using the algorithms of [23] and I 5]), high-performance topologies (using the algorithm from 14]), and also variable-?-width interconnect sizing (using the optimal wire-sizing algorithms from [13, 151). Our heuristic for the Interconnect Selection Problem initially implements minimum spanning trees for all nets (the motivation for this is shown in Sections 3.2 and 4), and then evaluates the delay of bhe circuit. If delay constraints are not met, nets are iteratively selected for delay improvement. We implement a simple greedy algorithm for net selection. For a net n., wibh driver a and critical sink t, with path length between the driver and sink in routing tree T as d~(.s,t), and Manhattan distance as d(s,l), the gain of the net is defined *as d~(s, t) -d(s, 2). The highest gain net (with total t,ree length used to break ties) is selected and then converted to a high performance topology, and may also be sized. The process continues until delay objectives are met, no gain can be found, or improvement falls below a userdetermined threshold. Specific interconnect structures for nets may also be selected manually, allowing experienced designers to perform sophisticated delay analysis and optimization.
A large gain indicates that the path length between s and t can be improved significantly through topology optimization. This may result in a reduction in path interconnect resistance, and also a reduction in delay. Larger trees have a greater chance of improvement through wire sizing, so tree size is used to break ties.
In brief, our approach to interconnect generation and selection is as follows.
Construct interconnect topologies for all nets. Select the highest gain net on a critical path. Apply topology optimization and wire sizing optimization to compute a high-performance interconnect structure. Recalculate critical paths. Repeat selection and optimization until improvement falls below a specified threshold, or delay bounds are met.
While this heuristic is exceedingly simple, it is shown to be effective in Section 4, particularly in circuits with large nets (where simple interconnect topologies may differ greatly from high performance topologies). circuits, a hill-climbing heuristic with a greater variety of interconnect structures, or manual selection of interconnect by an experienced designer, may be more appropriate.
3.2.

MSTs vs. Steiner TYees
As mentioned above, we generally implement minimum spanning trees for net interconnection, even though we sup port a number of Steiner heuristics as part of the global router. While Steiner heuristics can obtain tree length improvements of 10% or more on random examples, we found improvements to be less than 2.1% with standard cell designs (see Table 1 in Section 4).
First, note that a large percentage of nets contain only two pins, eliminating any possibility for Steiner tree improvement. For nets with three or more pins, we find that the pin positioning shown in Figure 2A is representative of standard cell interconnect problems, and that Figure 2B (which allows tree length reduction when Steiner points are considered) is relatively uncommon.
We consider the lack of improvement for a Steiner tree heuristics on actual placements to be a side-effect of a common placement cost metric. A typical objective function is to minimize the sum of the perimeters (or half the perimiters) of the bounding boxes for all nets in a circuit. Consider the case shown in Figure 3 ; for a cell which contains two pins, one for net A, and one for net B, there are certain locations within the bounding box for net A that minimize cost with respect to net B. In particular, if net B has one other pin, it is likely to be in one of the four shaded regions shown (as the area of the shaded region is substantially larger than the non-shaded region). We can expect that an optimization process will attempt to move the cell towards one of the four shaded regions; if expansion of the bounding box for A is to be avoided, the desired position will be at the corner of the bounding box. Therefore, if bounding box perimeter is a placement objective, we can expect pins to be placed towards the corners of their net bounding boxes, and tree length reductions through the insertion of Steiner points will be small.
3.3.
Support
for Wire Sizing Optimization As mentioned in the introduction, we support variably sized interconnect in our global router. If wire sizing is to be performed, we utilize the optimal sizing algorithms of [15, 131 to determine sizes for the edges of nets that are selected for topology optimization.
When the net is embedded for the Iterative Deletion process (described in Section 3.5), the channel segment widths are obtained from the width of the topology edges.
To accurately model the delay effects of sized interconnect wires, we model wire capacitance as the sum of area capacitance (which changes with wire width), and the fringing capacitance (which is fixed). Wire resistance is inversely related to the wire width.
The effects of wire width on circuit area are as follows. Each interconnect, segment is modeled as a wire with additional spacing (to meet design rule constraints). When a wire is sized, the spacing does not increase. Therefore, a wire that is twice the minimum width takes less routing area than two parallel minimum width segments.
In our current implementation, wire width is uniform within each segment; it was shown in [ll] that when the length of segments were smah, solutions had near .optimal performance.
We can easily use the bundled refinement algorithm of [ll] to vary wire width within a segment if necessary.
3.4.
FeedthrougIr Assignment If an edge of a net interconnect topology spans one or more standard cell rows in two-layer design, feedthroughs in those rows must be inserted or assigned to the net.
While a number of approaches to single-row feedthrough assignment have been considered, we find that a lack of a global perspective on the problem can seriously degrade solutions.
To capture the global nature of the problem. the DECIMATE global router constructs lists of all feedthrough requirements and resources across allrows. Assignment is performed in a greedy manner, assigning a single feedthrough to an edge at each step by increasing order of cost (even though the edge may require more than one feedthrough). The assignment is improved by a greedy pairwise swapping phase.
During our research, we have explored two alternative feedthrough assignment approaches. The first, similar to that of [16] , assigns feedthroughs to each interconnect edge based on an edge ordering. In any ordering, edges which receive assignments early in the process obtain high quality assignments, while edges considered later receive lower quality assignments (resulting in significant horizontal jogs). This problem persists under a variety of edge orderings. Horizontal jogs of the feedthrough assignments resulted in a substantial increase in total channel density. On average, our global feed-at-a-time approach resulted in an average 7.1% decrease in total channel density over the edge-byedge approach.
A second approach based on a bipartite matching between a single row of feedthrough resources, and the requirements of all edges crossing the row, was also explored. Results from this approach were also inferior. The quality of results from this approach suffered from a lack of consideration of multiple row feedthrough requirements. In our experiments, we observed that roughly half of the edges which required feedthroughs needed more than one. Any single-row based assignment must be performed without fixed locations for many of the feedthroughs required; an assignment which minimizes an objective function for one row may result in a very difficult problem for another row, and global solution quality suffers. Bipartite matching is also computationally expensive and scales poorly to large examples.
3.5.
Iterative Deletion Selection of high-performance interconnects structures will result in many critical nets having fixed routing topologies, with variable width routing being possible. The pins connected to these nets, and the cells to which they belong, also have fixed positions: shifting of these cehs may clmnge the net delay, requiring new interconnect structures to be detcrmined. As high-performance interconnect is not necessarily area minimizing, we are interested in finding interconnect structures for the non-critical nets which are compatible with the fixed high-performance structures.
We approach this problem through the application of the iterative deletionmethod. This method was first introduced in [16] , and is a generalization of the solution to the switchable segment problem [37, 351.
The Switchable Segment Problem
The switchable segment problem involves determination of the orientation of edges connecting pairs of pins in the same row (referred to as a-pin linear nets). Generally, a pair of pins in a row can be connected with a segment in either the channel above the row, or the channel below, An example of a 3-net switchable segment problem is shown in Figure 4 .
Solving the problem entails finding the orientat.ion (either above the row or below) of each segment for each pdr of pins which minimizes the total channel density. This problem was shown to be NP-hard, and a heuristic no more than 1.5 times optimal was presented in [37] .
Many global routing approaches attempt to minimize the total density across all channels by switching segments up and down iteratively. In [35] , experiments indicated that 38% of segments were switchable.
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4 routing tracka 2 routing tracka Figure 4 . Each a-pin net in the same cell row cnn be routed using one of the two switchable segments. The selection of switchable segments can hAve A mnjor impact on the total density, and thus affect the circuit area.
Iterative Deletion
Instead of optimizing only simple a-pin linear nets, we attempt to find an optimal subset of edges from the "simplified net connection graph," introduced in [16] .
For each net, the simplified net connection graph is constructed by creating edges between the adjacent pins of a net in each channel. This graph may contain redundant edges, which will be iteratively removed based on their relative costs. An example of such a graph is shown in Figure  5 . A simple biconnectivity algorithm can be used to determine which edges are redundant (can be removed), and which are required for connectivity of the net. It was shown in [16] that the number of edges in the simplified net connect,ion graph, and the number of edges that must be removed, are linear with the number of pins in the circuit, and that this formulation contains a minimum-density solution. Figure 5 . The simplified net connection graph contains edges between adjacent pins in a channel.
The Anal net topology is a subset of these edges.
The DECIhfATE global router applies the iterative delet,ion met,hod in t,he following way. First, it constructs the simplified net connection graph for each non-critical net. We use S to denote the set of all edges from all simplified net connection graphs. Edges are then removed one-by-one from S by selecting the highest cost redundant edge, and then recalculating costs for the remaining edges. Deletion continues until all redundant edges are removed. Details of the cost, functions for edge selection are given in Section 3.5.3.
Since we start wit.11 all possible connections, the algorithm has a &La1 view of the congestion distribution. This allows for efiective area and congestion minimization without going t,hrough a lengthy, usually ad hoc, process of rip-up and re-route.
Note that the iterative deletion method is applied only to nets which are not timing critical; as the iterative deletion process may modify a the topology of a timing critical net signifcantly, this could prevent timing goals from being met.
A non-timing critical net, may become critical after iterative deletion. If t,his occurs, the segment assignment of the net is replaced with a segment assignment compatible wit,11 the nets initial topology. This process continues until the delay bounds determined for the initial structures are met by the structures after iterative deletion. Therefore, we guarantee that the area optimization performed by iterative deletion will not worsen the circuit performance.
Edge Selection
In [16] , selection of the maximum cost edge was done by considering the length of an edge, the maximum density of the channel, and the densit,v across the edge. Deletion was done in the most dense regions first, with edge length used to break ties.
We estend the approach through more sophisticated selection of edges for removal. To motivate our new cost function, we first state a number of observations.
For a single channel, we refer to the density for all edges in S iis the current density. The channel density for all required edges in S is the required density. Edges than are redundant must be part of some cycle of length N (we select the smallest cycle containing the edge to obtain N); we define the probable width of such an edge to be y. The probable density is then obtained from the densrty of all edges considering their probable width. The extension of each of these measures to the variable-width routing model is straightforward.
Our motivation for the use of probable density is as follows. For a long cycle, removal of a single edge can make all other edges on the cycle required, and thus these edges are more likely to exist in the solution obtained after iterative deletion. When the probable density of an area is high, it indicates that density reduction in this area may be difficult; we therefore have a preference for removing edges from this area first. *-us e W.&n *.as I.&m - Figure 6 . The probable width of an edge is determined by the size of the smallest cycle it belongs to.
We use e required, ecurrent, and eprobable to denote the various density measures over an edge e. We use Crequ&& ccurrent , an d cpr&ble for the density measures across an entire channel c. In general, we will consider an edge e with respect to the channel c that contains it. Given these definitions, we have the following results. Figure 7 . current, required, and probable density measures for edges and channels.
Lemma 1 Required density provides a lower bound on channel density in any connected subset of S.
Note that during iterative deletion, required density increases monotonically, while the current density decreases monotonically.
Lemma 2 Edges with current density less than or equal to the channel required density can be part of any optimaldensity subset of S.
Proof: Assume we have the optimal solution 0, which is a subset of the current solution S. If we insert all the edges as constrained above, density will not rise above the current density of S, which has the required density as a lower bound. 0 Using these two lemmas, we have the following theorems, which influence our new cost function.
Theorem
1 Given an edge set S, and an optimal (nonredundant) edge set 0, where 0 E S, and the total density of 0 is less than that of S. There exists edge e E S in chnnnelc such that ecurrent = andegO.
Ccurrent, ecurrent > Crequiredt
Proof: By contradiction, assume that no such edge exists. Then for each channel, the optimal solution contains channels which either did not have their density reduced (ccur+enf = Crequired), or all edges that passed through the
